DPDK  17.08.2
rte_pmd_i40e.h
Go to the documentation of this file.
1 /*-
2  * BSD LICENSE
3  *
4  * Copyright (c) 2017 Intel Corporation. All rights reserved.
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions
8  * are met:
9  *
10  * * Redistributions of source code must retain the above copyright
11  * notice, this list of conditions and the following disclaimer.
12  * * Redistributions in binary form must reproduce the above copyright
13  * notice, this list of conditions and the following disclaimer in
14  * the documentation and/or other materials provided with the
15  * distribution.
16  * * Neither the name of Intel Corporation nor the names of its
17  * contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  */
32 
33 #ifndef _PMD_I40E_H_
34 #define _PMD_I40E_H_
35 
45 #include <rte_ethdev.h>
46 
55 };
56 
61  uint16_t vfid;
62  uint16_t msg_type;
63  uint16_t retval;
64  void *msg;
65  uint16_t msglen;
66 };
67 
72  RTE_PMD_I40E_PKG_OP_UNDEFINED = 0,
76  RTE_PMD_I40E_PKG_OP_MAX = 32
77 };
78 
83  RTE_PMD_I40E_PKG_INFO_UNDEFINED = 0,
84  RTE_PMD_I40E_PKG_INFO_GLOBAL_HEADER,
85  RTE_PMD_I40E_PKG_INFO_GLOBAL_NOTES_SIZE,
86  RTE_PMD_I40E_PKG_INFO_GLOBAL_NOTES,
87  RTE_PMD_I40E_PKG_INFO_GLOBAL_MAX = 1024,
88  RTE_PMD_I40E_PKG_INFO_HEADER,
89  RTE_PMD_I40E_PKG_INFO_DEVID_NUM,
90  RTE_PMD_I40E_PKG_INFO_DEVID_LIST,
91  RTE_PMD_I40E_PKG_INFO_MAX = 0xFFFFFFFF
92 };
93 
94 #define RTE_PMD_I40E_DDP_NAME_SIZE 32
95 
101  uint8_t major;
102  uint8_t minor;
103  uint8_t update;
104  uint8_t draft;
105 };
106 
111  uint32_t vendor_dev_id;
112  uint32_t sub_vendor_dev_id;
113 };
114 
119  uint32_t track_id;
120  struct rte_pmd_i40e_ddp_version version;
121  uint8_t owner;
122  uint8_t reserved[7];
123  uint8_t name[RTE_PMD_I40E_DDP_NAME_SIZE];
124 };
125 
126 #define RTE_PMD_I40E_DDP_OWNER_UNKNOWN 0xFF
127 
132  uint32_t p_count;
133  struct rte_pmd_i40e_profile_info p_info[1];
134 };
135 
141 #define RTE_PMD_I40E_PTYPE_USER_DEFINE_MASK 0x80000000
142 
143 struct rte_pmd_i40e_ptype_mapping {
144  uint16_t hw_ptype;
145  uint32_t sw_ptype;
146 };
147 
160 int rte_pmd_i40e_ping_vfs(uint8_t port, uint16_t vf);
161 
178  uint16_t vf_id,
179  uint8_t on);
180 
197  uint16_t vf_id,
198  uint8_t on);
199 
214  uint8_t on);
215 
232  uint16_t vf_id,
233  uint8_t on);
234 
251  uint16_t vf_id,
252  uint8_t on);
253 
274 int rte_pmd_i40e_set_vf_mac_addr(uint8_t port, uint16_t vf_id,
275  struct ether_addr *mac_addr);
276 
293 int
294 rte_pmd_i40e_set_vf_vlan_stripq(uint8_t port, uint16_t vf, uint8_t on);
295 
312 int rte_pmd_i40e_set_vf_vlan_insert(uint8_t port, uint16_t vf_id,
313  uint16_t vlan_id);
314 
331 int rte_pmd_i40e_set_vf_broadcast(uint8_t port, uint16_t vf_id,
332  uint8_t on);
333 
350 int rte_pmd_i40e_set_vf_vlan_tag(uint8_t port, uint16_t vf_id, uint8_t on);
351 
371 int rte_pmd_i40e_set_vf_vlan_filter(uint8_t port, uint16_t vlan_id,
372  uint64_t vf_mask, uint8_t on);
373 
396 int rte_pmd_i40e_get_vf_stats(uint8_t port,
397  uint16_t vf_id,
398  struct rte_eth_stats *stats);
399 
413  uint16_t vf_id);
414 
437 int rte_pmd_i40e_set_vf_max_bw(uint8_t port,
438  uint16_t vf_id,
439  uint32_t bw);
440 
463  uint16_t vf_id,
464  uint8_t tc_num,
465  uint8_t *bw_weight);
466 
488  uint16_t vf_id,
489  uint8_t tc_no,
490  uint32_t bw);
491 
505 int rte_pmd_i40e_set_tc_strict_prio(uint8_t port, uint8_t tc_map);
506 
526 int rte_pmd_i40e_process_ddp_package(uint8_t port, uint8_t *buff,
527  uint32_t size,
528  enum rte_pmd_i40e_package_op op);
529 
547 int rte_pmd_i40e_get_ddp_info(uint8_t *pkg, uint32_t pkg_size,
548  uint8_t *info, uint32_t size,
549  enum rte_pmd_i40e_package_info type);
550 
564 int rte_pmd_i40e_get_ddp_list(uint8_t port, uint8_t *buff, uint32_t size);
565 
584  uint8_t port,
585  struct rte_pmd_i40e_ptype_mapping *mapping_items,
586  uint16_t count,
587  uint8_t exclusive);
588 
597 
615  uint8_t port,
616  struct rte_pmd_i40e_ptype_mapping *mapping_items,
617  uint16_t size,
618  uint16_t *count,
619  uint8_t valid_only);
620 
636  uint32_t target,
637  uint8_t mask,
638  uint32_t pkt_type);
639 
640 #endif /* _PMD_I40E_H_ */